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Monte Carlo simulations of electron tunneling through a 3 nm gate oxide during etching of dense
patterns of gate electrodes in uniform high-density plasmas reveal two current transients, which
occur: ~a! when the open area clears, and ~b! when the polysilicon lines just become disconnected
at the bottom of trenches. The first charging transient is fast ~controlled by charging! and may be
followed by a steady-state current which lasts until the lines get disconnected. The second charging
transient lasts longer; the magnitude of the tunneling current generally decreases as the sloped
polysilicon sidewalls become straighter. Most of the damage occurs at the edge gate when the open
areas are covered by field oxide; however, the edge gate suffers no damage when the 3 nm oxide
extends into the open areas. © 1997 American Institute of Physics. @S0003-6951~97!02640-5#Plasma-induced charging damage manifests itself in two
ways: ~a! lateral sidewall etching ~notching effect!1 and ~b!
gate oxide degradation ~electron shading effect!.2 While the
physics of the notching effect has been revealed,3 the elec-
tron shading damage remains an unresolved issue4 and ex-
emplifies a formidable challenge that lies ahead as critical
dimensions are incessantly reduced.5 Oxide degradation is
caused by large tunneling currents that flow during plasma
etching; the latent nature of the damage requires sacrificial
structures on the wafer or special charge monitors to its oc-
currence. The literature abounds with conflicting reports on
when and how charging damage occurs.4,6
Like notching,3 the electron shading effect is a result of
differential microstructure charging brought about by the di-
rectionality difference between ions and electrons at the
wafer.2 The sidewalls of high aspect ratio trenches hinder the
isotropic electrons from reaching the trench bottom and
cause an imbalance of ion and electron currents, which must
be overcome either by positive charging up of the surface or
by an electron supply from elsewhere. When the gate-
substrate potential difference across the gate oxide exceeds a
threshold value,5 electron tunneling occurs. Depending on
the magnitude, duration, and nature of the tunneling current,
reliability problems or even electrical failure may ensue.5
When do tunneling currents flow during the etching pro-
cess? While no damage is expected during the main etch,
‘‘damage is nearly invariant with the extent of overetch.’’7
Since monitoring of tunneling currents during etching is ex-
tremely difficult in realistic patterns, computer simulations
are needed to reveal when and how tunneling currents cause
damage. Such simulations have thus far been unavailable8 as
a result of the computational difficulty of the problem, which
requires bridging three disparate timescales together: etching
~102 s!, charging ~1023 s!, and tunneling ~<1027 s!.
We report here results from Monte Carlo simulations of
microstructure charging and sidewall profile evolution, ex-
plicitly accounting for electron tunneling currents through
thin gate oxides. Two tunneling mechanisms are considered
with well-established analytic expressions:9 ~a! Fowler–
Nordheim tunneling ~FNT! of electrons from the Fermi level
of the n1-polycrystalline Si ~poly-Si! gate to the SiO2 con-
duction band; and ~b! direct tunneling ~DT! of electrons fromAppl. Phys. Lett. 71 (14), 6 October 1997 0003-6951/97/71(14)/1
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Tunneling from SiO2 surface states is assumed to proceed by
identical mechanisms. The treatment of charging and profile
evolution is performed, as described elsewhere,3 with the
following addition: The potential of every SiO2 surface seg-
ment and the equipotential of each gate are calculated to
determine the electric field across the oxide and the total
tunneling current to the substrate. The uniformly conductive
substrate is assumed to be floating, and its potential responds
to the net tunneling current.6 Local electric fields are modi-
fied self-consistently as more charge accumulates, until
steady state is reached. The charging calculations are re-
peated as the etch profile is advanced; decoupling is possible,
since charging occurs at a faster timescale than etching.
Typical high-density plasma conditions are assumed:
low pressure ~,10 mTorr!, uniform chlorine plasma of den-
sity 131012 cm23, dissociated to a degree that renders etch-
ing ion-limited. The sheath voltage is given by 37130 sin v
t V, where v50.4 MHz is the rf bias frequency. The ion and
electron temperatures are taken to be 0.5 and 4.0 V, respec-
tively. The simulation starts with a masked structure ~Fig. 1!,
consisting of five 0.3 mm photoresist lines separated by 0.3
mm spaces. Identical patterns are separated by open areas
with a width of 4 mm. At the onset of etching, the structure
consists of a 0.9 mm photoresist mask onto 0.3 mm
n1-poly-Si, formed on top of a 3 nm layer of SiO2 . The
open areas are covered either by thick ~.100 nm! field oxide
FIG. 1. Schematic of the line-and-space structure, as it would be if perfectly
etched; case I is shown, with field oxide ~FOX! covering the open area. The
dashed-dotted lines indicate mirror axes defining the simulation domain.
The arrows ~Ji) indicate the direction of electron flow at various surface
segments. Only currents under the poly-Si lines can cause reliability prob-
lems and electrical breakdown.1945945/3/$10.00 © 1997 American Institute of Physics
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~case I! or by 3 nm gate oxide ~case II!. The main etch is
followed by an overetch step ~100%!.
To capture current transients, the profile evolution simu-
lation must describe aspect-ratio-dependent etching ~ARDE!.
ARDE is usually attributed to neutral shadowing10 which,
however, should not affect ion-limited etching. Nevertheless,
ARDE can still occur because of differential microstructure
charging,11 as shown in Fig. 2. The smaller etch rate in the
trenches can be explained by plotting the ion energy distri-
bution function ~IEDF! at the poly-Si surface at various
‘‘snapshots’’ during etching ~Fig. 3!. The IEDF at the onset
of the main etch @Fig. 3~b!# differs from the initial IEDF
@Fig. 3~a!# because ion motion is perturbed by in-trench elec-
tric fields. A reduction in intensity for both low- and high-
energy peaks is apparent; the latter is also shifted to lower
energies, mainly as a result of the potential of the poly-Si
~3.8 V!. Small changes in the IEDF take place during the
main etch. At the onset of overetching @Fig. 3~c!#, the IEDF
is no longer bimodal, although there are still low energy ions
arriving at the poly-Si surface. The high-energy peak is
shifted to even lower energies due to an increase in the
poly-Si potential. The energy is further reduced when the
poly-Si lines become disconnected at the trench bottom @Fig.
3~d!#. These results clearly demonstrate that the etch rate in
the trench aspect-ratio-dependent.
Next, we monitor the potential of various gates ~Vi ,
i5A, B, C! and the floating substrate ~Vsub), as a function of
the etch time for case I @Fig. 4~a!#. During the main etch,
VA5VB5VC53.8 V while Vsub51.9 V. The electric field in
the oxide is too small to induce electron tunneling. As the
open area clears, the potential of the connected lines jumps
to 10.6 V, while Vsub increases in unison to 9.1 V, where
they remain for the duration of the initial overetch. When the
trench bottoms start to clear and the lines become discon-
nected, VB , VC , and Vsub increase further while VA de-
creases. After some fluctuation, the potentials appear to sta-
bilize at about: VA57.8 V, VB512.9 V, VC514.0 V, and
Vsub511.0 V. These changes occur because of variations in
the supply of electrons to the gates as the profile evolves, and
can be understood in conjunction with the tunneling currents
~Ji , i5A, B, C!, plotted in Fig. 4~b!. During the main etch,
no tunneling current flows. Electrons bombarding the open
area ~unshadowed! help balance the current inequality at the
patterned area due to electron shading. When the open area
clears, electrons can only be supplied to the outer edge of the
pattern. The potential of the connected lines must increase to
attract more electrons, so that the balance is maintained. As
the substrate attempts to follow, a few electrons tunnel to the
poly-Si ~first transient!. The current balance is perturbed
FIG. 2. Sequence of simulated etch profiles for case I, at various etch times.
The thick solid line represents the profile just when the open area clears, and
illustrates the existence of ARDE, despite etching in an ion-limited regime.
The thin solid line represents the profile after 100% overetching.1946 Appl. Phys. Lett., Vol. 71, No. 14, 6 October 1997
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supply to the outer edge of line A becomes localized and
decreases VA . VB and VC must increase to deflect more ions;
as Vsub trails, JB and in particular JC increase dramatically
~second transient!. The deflected ions in the trenches neutral-
ize the entrance potential, thus allowing more electrons to
enter; the supply to intermediate lines increases, stabilizing
their potentials. JB increases less than JC because of its prox-
imity to gate A. Since VA,VB , more electrons entering the
trench between A and B are deflected to B; the same is not
true for the neighboring trench ~VB'VC , initially!. As etch-
ing proceeds and the sidewalls become straighter ~Fig. 2!,
fewer ions are collected by the gates, thus requiring less
electrons to tunnel from the substrate. JB and JC decrease
gradually. However, the ions charge up the newly exposed
SiO2 , and the need for electron tunneling from the substrate
continues. Increasing electron tunneling from gate A to the
substrate satisfies that need. JA saturates when the sidewalls
become straight. During the second transient, JB and JC peak
at 1.9 and 4.1 mA/cm2, respectively, which appears to be too
small to cause oxide breakdown, a conjecture also supported
by the less damaging DT mechanism for electron conduction
at 3 nm. However, the current under gate A persists for the
FIG. 3. Ion energy distribution functions ~IEDFs! for case I, at various
instances during etching: ~a! initial IEDF just above the microstructure, ~b!
at the start of the main etch, ~c! at the start of the initial overetch ~just after
the open area clears!, and at the start of the final overetch ~just when the
lines become disconnected at the trench bottoms!. The insets show the sur-
face segment where the IEDF is calculated ~arrows!.G. S. Hwang and K. P. Giapis
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duration of the overetch and may cause cumulative damage.
Reducing the field oxide thickness to 3 nm ~case II!,
facilitates electron tunneling through the open area. During
overetching, the extra electrons pin the substrate potential
@Fig. 5~a!#. As a result, the potentials of all lines are also
lower than those attained in case I, the trends with etch time
are very similar. In contrast, the tunneling current behavior is
profoundly different @Fig. 5~b!#. During the first transient, the
current jumps to a higher value of 3.4 mA/cm2, before drop-
ping to a steady-state value of 2.0 mA/cm2; the latter lasts
until the lines become disconnected at the trench bottoms. At
that instant, JB and JC jump up to 5.3 and 5.7 mA/cm2,
respectively, before they begin to drop gradually as overetch-
ing continues. Remarkably, no tunneling current flows under
gate A during the final overetch. Thus, if there is damage, it
will now appear under intermediate gates.
Since the profile shape controls the ion current to inter-
mediate gates, a reduction in the magnitude of the second
transient in both cases I and II is possible. For example, if
the sidewalls evolve straighter during the main etch—as
when the aspect ratio is lower or the rf bias is larger, then
less sidewall area is exposed to direct ion bombardment
when the trench bottoms become disconnected. While both
transients occur because of ARDE, the peak transient current
does not depend on the extent of ARDE. However, the cu-
mulative current between the two transients, seen for Case II
@Fig. 5~b!#, does depend on the extent of ARDE.
In conclusion, simulations of charging and profile evo-
lution during gate electrode etching offer insight into the
nature of charging damage by revealing when, where, and
how tunneling currents flow under the gates. Current tran-
FIG. 4. ~a! The charging potentials of various gates ~A, B, C!, and ~b! the
tunneling currents under them as a function of the normalized etch time, for
thick field oxide covering most of the open areas ~case I!.Appl. Phys. Lett., Vol. 71, No. 14, 6 October 1997
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become disconnected at trench bottoms during overetching.
As the sidewalls become straighter, the tunneling current is
gradually reduced. When field oxide covers the open area
separating dense patterns, tunneling current under the edge
gates increases with overetching and cumulative damage
may ensue there. When gate oxide ~3 nm! spans the open
area, no current flows under the edge gates; however, a new
current transient surges at endpoint, which is followed by a
steady-state current until the gates become disconnected.
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